Abstract -This paper presents current-controlled negative resistance (CCNR) phenomena observed in ultrahigh voltage (BV ≥ 10 kV) 4H silicon carbide implanted anode p-i-n rectifiers. CCNR under forward bias is believed to be caused by the presence of a thin layer under the anode with a low carrier lifetime, preventing efficient hole injection and leading to poor conductivity modulation of the drift layer.
of device processing, ion implantation offers several benefits including: 1) fully planar device structure eliminating the need for mesa etching and sidewall passivation; 2) additional p-type epitaxy is not needed; and 3) simpler device termination due to the absence of sharp corners.
In this paper, the electrical characteristics of implanted anode UHV 4H-SiC diodes are presented in detail. These diodes show a higher forward voltage drop as compared with the previously reported epitaxial anode diode [3] . Additionally, these implanted diodes show a pronounced current-controlled negative resistance (CCNR) behavior under forward bias at high current densities, attributed to a thin layer under the anode with very low lifetime due to lifetime killing defects formed by ion implantation. Such CCNR phenomena have been previously observed in 6H-SiC p-i-n diodes with epitaxial as well as implanted anodes [8] . To the best of our knowledge, this is the first report of CCNR behavior in 4H-SiC p-i-n diodes.
II. DEVICE FABRICATION
4H-SiC wafers with thick, lightly doped n-type epitaxial layer (thickness = 180 μm and doping = 2.5 × 10 14 cm −3 ) on heavily doped n + substrate (thickness = 350 μm and resistivity = 0.03 ·cm) were obtained from a commercial vendor. In one set of wafers, the n + substrate was removed to obtain lightly doped free-standing substrates [9] . High level carrier recombination lifetime was estimated to be about (2 ±0.5) μs, by microwave photoconductive decay and open circuit voltage decay measurements. Circular p-i-n diodes were fabricated on wafers with and without the n + substrate (conventional and FSS diodes, respectively). In both the cases, the anode region was formed by aluminum ion implantation with a box profile (depth = 0.6 μm and dose = 3.8 × 10 15 cm −2 ). For conventional diodes, the n + substrate acts as the cathode whereas in FSS diodes, the cathode region was formed by phosphorus ion implantation (depth = 0.3 μm and dose = 4 × 10 15 cm −2 ). A multiple-zone single-implant junction termination extension (JTE) region [10] with a width of 500 μm was formed by ion implantation. Aluminum (depth = 0.6 μm and dose = 3 × 10 13 cm −2 ) and boron (depth = 0.8 μm and dose = 6 × 10 13 cm −2 ) were used as the JTE implant species in conventional and FSS diodes, respectively. All implants were carried out at a temperature of 600°C. Activation anneal was performed at 1675°C for 30 min in argon ambient with a graphite capping layer; 1-μm-thick SiO 2 deposited by PECVD followed by nitric 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. oxide anneal (1175°C, 2 h) was used as the field oxide. p-type and n-type ohmic contacts were formed by Al/Ni/Al and Ti/Ni/Al metal stacks, respectively, annealed for 2 min in argon at 1050°C. Finally, a 200-nm Ti/400-nm Mo metal stack was deposited and etched as the pad metal layer followed by a 400°C, 30 min anneal in Ar/H 2 . The diameter of the active area of the diodes was 200 μm.
III. RESULTS AND DISCUSSION
A. Static Characteristics Fig. 1 shows the typical on-wafer forward and reverse characteristics measured at room temperature for conventional and FSS diodes. Breakdown measurements were conducted using a high voltage power supply with the samples immersed in Fluorinert to prevent arcing. The maximum breakdown voltage was measured to be 14.4 kV, which is about 70% of the 1-D parallel-plane breakdown voltage (22.7 kV). The forward voltage drop (V F ) is 5.5 and 7 V at a current density of 50 A/cm 2 for conventional and FSS diodes, respectively. The differential ON-resistance (r ON,diff ) is approximately 50 m · cm 2 , which is an order of magnitude lower than the background drift layer resistance, indicating a moderate level of conductivity modulation. The average concentration of excess carriers in the drift region (n * ) under forward bias can be estimated from the differential ON-resistance (r ON,diff ) using (1), where W D is the drift layer thickness, μ n and μ p are electron and hole mobility, respectively, and q is the electronic charge
In the diodes fabricated in this paper, n * was estimated to be about 10 15 cm −3 at a forward current density of 50 A/cm 2 (assuming electron and hole mobility to be 950 and 124 cm 2 /V.s, respectively).
B. Current-Controlled Negative Resistance
In both conventional and FSS diodes, a "snapback" or negative differential resistance (NDR) characteristic was observed in the J -V curve at high forward current densities, as shown in Fig. 2 (measurements were taken on-wafer in pulsed mode, with a duty cycle of 0.1% and pulse width of 25 μs to minimize self-heating effects). At relatively low current densities, both V F and r ON,diff are significantly higher than the value expected from device simulations (comparison with simulation shown in Fig. 3 ). After reaching a certain threshold current density (∼ 1000 A/cm 2 ), an NDR characteristic is observed, and the voltage across the diode abruptly reduces to small value closer to the expected value based on device simulations. The threshold current density is found to vary between 1000-2000 A/cm 2 across different samples and measurement temperatures.
This behavior can be explained by the existence of a thin layer under the anode region with very short carrier recombination lifetime. Holes injected from the anode quickly recombine in this defect region and are unable to reach the drift layer. Conductivity modulation of the drift region is inhibited and hence the diode resistance is high. The absence of holes in the drift region causes the buildup of a space charge layer, which can support an electric field and a large voltage drop. Eventually, as the current increases, all traps in the defect layer are filled, thus increasing the hole lifetime. Injected holes can now flow through the defect layer into the drift layer. Electronhole plasma in the drift layer increases its conductivity, which reduces the voltage drop across the diode. The onset of CCNR marks the transition from single injection (electrons only) to double injection (electrons and holes) into the drift layer. Such behavior has been previously observed in different materials, including Si, Ge, GaAs, and SiC [8] , [11] , [12] .
The voltage at the onset of the CCNR region, referred to as the trap-fill limiting voltage (V TFL ), shows a strong reduction with increasing temperature, whereas the threshold current remains constant. V TFL can be estimated by (2) , where W defect is the width of the defect layer, and μ p and τ p,low are the hole mobility and low level injection hole recombination lifetime in the defect region, respectively [13] , [14] 
Hole mobility decreases with increasing temperature with a power law dependence (μ p ≈ T −5/2 ) [15] . On the other hand, the number of holes injected from the p + anode into the defect layer will increase with temperature due to increased ionization of aluminum acceptors. Thus, the current density at which traps are filled can be reached at a smaller bias at elevated temperatures. The decrease in V TFL with increasing temperature is due to the following two factors: 1) increase in hole lifetime with temperature and 2) improved injection from the p + anode due to increased acceptor ionization.
It should be noted that both FSS as well as conventional diodes exhibit similar CCNR characteristics, even though the FSS diodes undergo an additional ion implantation step to form the cathode region. This may be due to lower energy used in the cathode implant (maximum energy of 190 keV compared with 380 keV for the anode implant), resulting in lower defect density. In addition, a thin defect layer will be within the accumulation region (≈0.25 μm) of the high-low junction between the drift layer and the cathode. Accumulated electrons can fill the recombination centers and hence electron injection is not significantly degraded. In addition, higher dopant concentration of the n + cathode and lower ionization energy of P (≈100 meV as compared with ≈180 meV for Al) lead to significantly higher free electron concentration in the cathode as compared with free hole concentration in the anode (approximately factor of ten higher at room temperature). This may also contribute to the absence of CCNR related to the implanted cathode junction.
C. CCNR Simulation
TCAD simulations were performed to understand the effect of a thin low-lifetime layer under the anode of a high voltage p-i-n diode. To model a defect region, carrier lifetime in a thin layer (0.5 μm) under the anode was reduced to a small value (from 1 to 10 ps). In the rest of the drift layer, the high level lifetime was fixed to 2.5 μs. Fig. 3(a) shows the simulated I -V curves for diodes with and without a defect layer compared with experimentally measured data. The diode without defects has a normal I -V curve, whereas the diode with defects exhibits a CCNR characteristic similar to the fabricated diodes. It should be noted that a midgap trap level with equal electron and hole capture cross sections was assumed in the simulations carried out in this paper to qualitatively understand the physical mechanism of snapback. The discrepancies between simulated and experimental I -V characteristics (especially in the low current regime) may be due to differences in simulation and real devices with respect to the values of capture cross sections, charge states (acceptor or donor type traps), and trap energy levels formed due to ion implantation. Furthermore, the I -V characteristics at very high current densities will be strongly affected by parasitic elements, such as series resistances, which are not accounted for in the simulation.
The carrier concentrations in the two simulated diodes at various ON current densities are shown in Fig. 3(b) . In the diode without defects, the hole and electron concentrations nearly mirror each other at all current densities. This maintains quasi-space charge neutrality in the drift layer and hence the voltage drop across the device is small. In the presence of a defect layer, at relatively low current densities (up to 500 A/cm 2 ), the hole concentration is much smaller than the electron concentration. This buildup of a space charge region in the drift layer causes the electric field to be high and a larger voltage drop can be sustained. After the snapback in I -V , the hole and electron concentrations mirror each other similar to the case of the normal diode and the voltage drop reduces. The average carrier concentration in the simulated diode with defects at a forward current density of 50 A/cm 2 is 10 15 cm −2 , which is the same value that was estimated from differential ON-resistance of the fabricated diodes.
IV. CONCLUSION
In this paper, we have presented the electrical characteristics of UHV (BV = 14.4 kV and V F = 5.5 V at J = 50 A/cm 2 ), implanted anode 4H-SiC p-i-n rectifiers. The most remarkable feature observed is a snapback or CCNR behavior in the forward I -V characteristics, which is attributed to a layer of defects under the anode layer with very low lifetime created by residual damage from ion implantation. TCAD simulations of UHV diodes (where the defect layer has been modeled as a region with very low lifetime) also show CCNR characteristics similar to the experimental data.
Reduced injection from the anode junction is advantageous from the point of view of optimizing the switching performance of a power rectifier. Lower ON-state excess carrier concentration results in a smaller peak recovery current and a softer reverse recovery characteristic [16] , [17] . However, further optimization of implantation and activation annealing processes is necessary to control the concentration of implantation-induced defects, without affecting the carrier lifetime in the bulk of the drift layer. With appropriate control of lifetime variation, 4H-SiC implanted anode p-i-n diodes can be optimized to achieve a good tradeoff between conduction and switching losses for UHV class power rectifiers.
